Sciweavers

833 search results - page 45 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
ANCS
2010
ACM
13 years 6 months ago
An architecture for software defined cognitive radio
As we move forward towards the next generation of wireless protocols, the push for a better radio physical layer is ever increasing. Conventional radio architectures are limited t...
Aveek Dutta, Dola Saha, Dirk Grunwald, Douglas C. ...
ICIP
2004
IEEE
14 years 10 months ago
A parallel mediated reality platform
Realtime image processing provides a general framework for robust mediated reality problems. This paper presents a realtime mediated reality system that is built upon realtime ima...
Rosco Hill, James Fung, Steve Mann
JSA
2010
158views more  JSA 2010»
13 years 3 months ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...
ICDM
2006
IEEE
147views Data Mining» more  ICDM 2006»
14 years 3 months ago
Adaptive Parallel Graph Mining for CMP Architectures
Mining graph data is an increasingly popular challenge, which has practical applications in many areas, including molecular substructure discovery, web link analysis, fraud detect...
Gregory Buehrer, Srinivasan Parthasarathy, Yen-Kua...
ISCAS
2007
IEEE
161views Hardware» more  ISCAS 2007»
14 years 3 months ago
Hardware Architecture of a Parallel Pattern Matching Engine
Abstract— Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This proc...
Meeta Yadav, Ashwini Venkatachaliah, Paul D. Franz...