Sciweavers

833 search results - page 59 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
WWW
2009
ACM
14 years 11 months ago
Using graphics processors for high performance IR query processing
Web search engines are facing formidable performance challenges as they need to process thousands of queries per second over billions of documents. To deal with this heavy workloa...
Shuai Ding, Jinru He, Hao Yan, Torsten Suel
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
14 years 3 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn
ISORC
2005
IEEE
14 years 3 months ago
A GTRBAC Based System for Dynamic Workflow Composition and Management
In this paper, we propose an architecture for adaptive real-time workflow-based collaborative system. Such a system is needed to support real-time communication and sharing of inf...
Basit Shafiq, Arjmand Samuel, Halima Ghafoor
FPL
2004
Springer
110views Hardware» more  FPL 2004»
14 years 3 months ago
Versatile Imaging Architecture Based on a System on Chip
Abstract. In this paper, a novel architecture dedicated to image processing is presented. The most original aspect of the approach is the use of a System On Chip implemented in a F...
Pierre Chalimbaud, François Berry
MM
2005
ACM
215views Multimedia» more  MM 2005»
14 years 3 months ago
OpenVIDIA: parallel GPU computer vision
Graphics and vision are approximate inverses of each other: ordinarily Graphics Processing Units (GPUs) are used to convert “numbers into pictures” (i.e. computer graphics). I...
James Fung, Steve Mann