Sciweavers

833 search results - page 72 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
ICPR
2004
IEEE
14 years 11 months ago
From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers
Parallel processors such as SIMD computers have been successfully used in various areas of high performance image and data processing. Due to their characteristics of highly regula...
Jie Han, Pieter Jonker
HPCC
2009
Springer
14 years 2 months ago
A Streaming Intrusion Detection System for Grid Computing Environments
Abstract—In this paper, a novel architecture for a streaming intrusion detection system for Grid computing environments is presented. Detection mechanisms based on traditional lo...
Matthew Smith, Fabian Schwarzer, Marian Harbach, T...
ECOOPW
1998
Springer
14 years 2 months ago
Mapping Business Processes to Software Design Artifacts
This paper explains the structure of a project repository, which enables you to trace business processes and business rules to the architecture and design of the software system. T...
Pavel Hruby
VLSID
2002
IEEE
116views VLSI» more  VLSID 2002»
14 years 10 months ago
A Design of Analog C-Matrix Circuits Used for Signal/Data Processing
Various calculation of matrices and vectors has been used in many digital signal processing systems. Although the calculation simply repeats multiplication and addition, the reite...
Takayuki Sugawara, Yoshikazu Miyanaga, Norinobu Yo...
ICS
2009
Tsinghua U.
14 years 5 months ago
Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design
Ethernet line rates are projected to reach 100 Gbits/s by as soon as 2010. While in principle suitable for high performance clustered and parallel applications, Ethernet requires ...
Stavros Passas, Kostas Magoutis, Angelos Bilas