Sciweavers

224 search results - page 11 / 45
» Parallel Switching in Connection-Oriented Networks
Sort
View
IPPS
2000
IEEE
14 years 25 days ago
Broadcasting in Hypercubes in the Circuit Switched Model
In this paper, we propose a method which enables us to construct almost optimal broadcast schemes on an n-dimensional hypercube in the circuit switched, -port model. In this mode...
Jean-Claude Bermond, Takako Kodate, Stephane Peren...
DATE
2000
IEEE
132views Hardware» more  DATE 2000»
14 years 26 days ago
A Generic Architecture for On-Chip Packet-Switched Interconnections
This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not me...
Pierre Guerrier, Alain Greiner
ASAP
2003
IEEE
108views Hardware» more  ASAP 2003»
14 years 1 months ago
Physical Planning for On-Chip Multiprocessor Networks and Switch Fabrics
On-chip implementation of multiprocessor systems requires the planarization of the interconnect network onto the silicon floorplan. Manual floorplanning approaches will become i...
Terry Tao Ye, Giovanni De Micheli
IPPS
1996
IEEE
14 years 18 days ago
Partitionability of the Multistage Interconnection Networks
- Partitionability allows the creation of many physically independent subsystems, each of which retains an identical functionality as its parent network and has no communication in...
Yeimkuan Chang
ICDCN
2010
Springer
14 years 3 months ago
Channel Assignment in Virtual Cut-through Switching Based Wireless Mesh Networks
Conventional wireless networks employ a contention based channel access mechanism, which not only imposes high latency but also reduces goodput of the network. Lack of interference...
Dola Saha, Aveek Dutta, Dirk Grunwald, Douglas C. ...