Sciweavers

462 search results - page 36 / 93
» Parallel algorithm for hardware implementation of inverse ha...
Sort
View
ACRI
2004
Springer
14 years 24 days ago
Optimizing the Behavior of a Moving Creature in Software and in Hardware
We have investigated a problem where the goal is to find automatically the best rule for a cell in the cellular automata model. The cells are either of type OBSTACLE, EMPTY or CRE...
Mathias Halbach, Wolfgang Heenes, Rolf Hoffmann, J...
CORR
2010
Springer
72views Education» more  CORR 2010»
13 years 7 months ago
Porting Decision Tree Algorithms to Multicore using FastFlow
The whole computer hardware industry embraced multicores. For these machines, the extreme optimisation of sequential algorithms is no longer sufficient to squeeze the real machine ...
Marco Aldinucci, Salvatore Ruggieri, Massimo Torqu...
CAV
2010
Springer
239views Hardware» more  CAV 2010»
13 years 11 months ago
Model Checking of Linearizability of Concurrent List Implementations
Abstract. Concurrent data structures with fine-grained synchronization are notoriously difficult to implement correctly. The difficulty of reasoning about these implementations do...
Pavol Cerný, Arjun Radhakrishna, Damien Zuf...
VTC
2008
IEEE
102views Communications» more  VTC 2008»
14 years 1 months ago
Two-Level Early Stopping Algorithm for LTE Turbo Decoding
—The design of LTE turbo coding chain suitable for flexible parallel and pipelined hardware implementations is presented. The hierarchical data structure further offers an opport...
Jung-Fu Cheng
ISLPED
1998
ACM
84views Hardware» more  ISLPED 1998»
13 years 11 months ago
Low power architecture of the soft-output Viterbi algorithm
CT This paper investigates the low power implementation issues of the soft-output Viterbi algorithm (SOVA), a building block for turbo codes. By briefly explaining the theory of t...
David Garrett, Mircea R. Stan