Sciweavers

462 search results - page 80 / 93
» Parallel algorithm for hardware implementation of inverse ha...
Sort
View
ICDE
2010
IEEE
248views Database» more  ICDE 2010»
14 years 9 months ago
FPGA Acceleration for the Frequent Item Problem
Abstract-- Field-programmable gate arrays (FPGAs) can provide performance advantages with a lower resource consumption (e.g., energy) than conventional CPUs. In this paper, we show...
Gustavo Alonso, Jens Teubner, René Mül...
EGH
2004
Springer
14 years 3 months ago
Hardware-based simulation and collision detection for large particle systems
Particle systems have long been recognized as an essential building block for detail-rich and lively visual environments. Current implementations can handle up to 10,000 particles...
Andreas Kolb, Lutz Latta, Christof Rezk-Salama
IEEEPACT
2008
IEEE
14 years 4 months ago
Exploiting loop-dependent stream reuse for stream processors
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...
Xuejun Yang, Ying Zhang, Jingling Xue, Ian Rogers,...
SMI
2008
IEEE
255views Image Analysis» more  SMI 2008»
14 years 4 months ago
GPU-accelerated surface denoising and morphing with lattice Boltzmann scheme
In this paper, we introduce a parallel numerical scheme, the lattice Boltzmann method, to shape modeling applications. The motivation of using this originally-designed fluid dyna...
Ye Zhao
ISCAS
2005
IEEE
129views Hardware» more  ISCAS 2005»
14 years 3 months ago
A reconfigurable architecture for scanning biosequence databases
—Unknown protein sequences are often compared to a set of known sequences (a database scan) to detect functional similarities. Even though efficient dynamic programming algorithm...
Timothy F. Oliver, Bertil Schmidt, Douglas L. Mask...