Sciweavers

1204 search results - page 220 / 241
» Parallel concurrent ML
Sort
View
MICRO
2007
IEEE
137views Hardware» more  MICRO 2007»
16 years 1 months ago
Implementing Signatures for Transactional Memory
Transactional Memory (TM) systems must track the read and write sets—items read and written during a transaction—to detect conflicts among concurrent transactions. Several TM...
Daniel Sanchez, Luke Yen, Mark D. Hill, Karthikeya...
ICPP
2006
IEEE
16 years 25 days ago
A Flexible and Dynamic Infrastructure for MPI Tool Interoperability
The MPI standard provides tool builders with an efficient profiling interface, PMPI. Although many tools have successfully used this interface, it has three major drawbacks: a n...
Martin Schulz, Bronis R. de Supinski
183
Voted
MICRO
2006
IEEE
135views Hardware» more  MICRO 2006»
16 years 24 days ago
Support for High-Frequency Streaming in CMPs
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilhe...
220
Voted
IPPS
2005
IEEE
16 years 11 days ago
Runtime Empirical Selection of Loop Schedulers on Hyperthreaded SMPs
Hyperthreaded (HT) and simultaneous multithreaded (SMT) processors are now available in commodity workstations and servers. This technology is designed to increase throughput by e...
Yun Zhang, Michael Voss
HPCA
1998
IEEE
15 years 11 months ago
FPGA Based Custom Computing Machines for Irregular Problems
Over the past few years there has been increased interest in building custom computing machines (CCMs) as a way of achieving very high performance on specific problems. The advent...
David Abramson, Paul Logothetis, Adam Postula, Mar...