Sciweavers

360 search results - page 11 / 72
» Parallel processing flow models on desktop hardware
Sort
View
DATE
2010
IEEE
163views Hardware» more  DATE 2010»
14 years 27 days ago
Efficient High-Level modeling in the networking domain
-- Starting Electronic System Level (ESL) design flows with executable High-Level Models (HLMs) has the potential to sustainably improve productivity. However, writing good HLMs fo...
Christian Zebelein, Joachim Falk, Christian Haubel...
RTCSA
2006
IEEE
14 years 2 months ago
Hardware-Software Codesign of Multimedia Embedded Systems: the PeaCE
Hardware/software codesign involves various design problems including system specification, design space exploration, hardware/software co-verification, and system synthesis. A co...
Soonhoi Ha, Choonseung Lee, Youngmin Yi, Seongnam ...
ESCIENCE
2007
IEEE
14 years 2 months ago
Aneka: Next-Generation Enterprise Grid Platform for e-Science and e-Business Applications
In this paper, we present the design of Aneka, a .NET based service-oriented platform for desktop grid computing that provides: (i) a configurable service container hosting plugga...
Xingchen Chu, Krishna Nadiminti, Chao Jin, Srikuma...
ERSA
2009
131views Hardware» more  ERSA 2009»
13 years 6 months ago
Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays
An effective way to implement image processing applications is to use embedded processors with dynamically reconfigurable accelerator cores. The processing speed of these processor...
Hasitha Muthumala Waidyasooriya, Masanori Hariyama...
FPL
2001
Springer
123views Hardware» more  FPL 2001»
14 years 1 months ago
Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines
This paper presents new achievements on the automatic mapping of algorithms, written in imperative software programming languages, to custom computing machines. The reconfigurable ...
João M. P. Cardoso, Horácio C. Neto