Sciweavers

360 search results - page 21 / 72
» Parallel processing flow models on desktop hardware
Sort
View
ASPDAC
2007
ACM
93views Hardware» more  ASPDAC 2007»
14 years 18 days ago
Flow-Through-Queue based Power Management for Gigabit Ethernet Controller
- This paper presents a novel architectural mechanism and a power management structure for the design of an energy-efficient Gigabit Ethernet controller. Key characteristics of suc...
Hwisung Jung, Andy Hwang, Massoud Pedram
MIDDLEWARE
2001
Springer
14 years 1 months ago
Thread Transparency in Information Flow Middleware
Abstract. Existing middleware is based on control-flow centric interaction models such as remote method invocations, poorly matching the structure of applications that process con...
Rainer Koster, Andrew P. Black, Jie Huang, Jonatha...
EUROPAR
2008
Springer
13 years 10 months ago
MPC: A Unified Parallel Runtime for Clusters of NUMA Machines
Over the last decade, Message Passing Interface (MPI) has become a very successful parallel programming environment for distributed memory architectures such as clusters. However, ...
Marc Pérache, Hervé Jourdren, Raymon...
DATE
2004
IEEE
173views Hardware» more  DATE 2004»
14 years 10 days ago
An Application of Parallel Discrete Event Simulation Algorithms to Mixed Domain System Simulation
We present our system-level co-simulation environment for mixed domain microsystems. The environment provides synchronization and cosimulation between the Chatoyant MOEMS (MicroEl...
D. K. Reed, Steven P. Levitan, J. Boles, Jose A. M...
FCCM
2011
IEEE
241views VLSI» more  FCCM 2011»
13 years 10 days ago
Multilevel Granularity Parallelism Synthesis on FPGAs
— Recent progress in High-Level Synthesis (HLS) es has helped raise the abstraction level of FPGA programming. However implementation and performance evaluation of the HLS-genera...
Alexandros Papakonstantinou, Yun Liang, John A. St...