770 search results - page 69 / 154 » Parallel simulation of chip-multiprocessor architectures |
141
click to vote
GRID
2005
Springer
15 years 9 months ago
2005
Springer
In this paper we describe the architecture and initial performance analysis results of the SERVOGrid Complexity Computational Environments (CCE). The CCE architecture is based on ...
134
Voted
IPPS
2003
IEEE
15 years 8 months ago
2003
IEEE
Concurrent multithreaded architectures exploit both instruction-level and thread-level parallelism through a combination of branch prediction and thread-level control speculation. ...
130
Voted
CLUSTER
2007
IEEE
15 years 3 months ago
2007
IEEE
— In this paper, we present an architecture that encapsulates system hardware inside a software component used for job execution and status monitoring. The development of this in...
137
Voted
IPPS
2010
IEEE
15 years 1 months ago
2010
IEEE
Recently, there has been strong interest in large-scale simulations of biological spiking neural networks (SNN) to model the human brain mechanisms and capture its inference capabi...
127
Voted
IPPS
1998
IEEE
15 years 7 months ago
1998
IEEE
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...