Sciweavers

7456 search results - page 1443 / 1492
» Parallelism in Logic Programming
Sort
View
ASPLOS
2010
ACM
14 years 2 months ago
COMPASS: a programmable data prefetcher using idle GPU shaders
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
Dong Hyuk Woo, Hsien-Hsin S. Lee
CLUSTER
2008
IEEE
14 years 2 months ago
DLM: A distributed Large Memory System using remote memory swapping over cluster nodes
Abstract—Emerging 64bitOS’s supply a huge amount of memory address space that is essential for new applications using very large data. It is expected that the memory in connect...
Hiroko Midorikawa, Motoyoshi Kurokawa, Ryutaro Him...
NDSS
2008
IEEE
14 years 2 months ago
Automatic Protocol Format Reverse Engineering through Context-Aware Monitored Execution
Protocol reverse engineering has often been a manual process that is considered time-consuming, tedious and error-prone. To address this limitation, a number of solutions have rec...
Zhiqiang Lin, Xuxian Jiang, Dongyan Xu, Xiangyu Zh...
ATAL
2007
Springer
14 years 1 months ago
Aborting tasks in BDI agents
Intelligent agents that are intended to work in dynamic environments must be able to gracefully handle unsuccessful tasks and plans. In addition, such agents should be able to mak...
John Thangarajah, James Harland, David N. Morley, ...
FPGA
2007
ACM
124views FPGA» more  FPGA 2007»
14 years 1 months ago
A practical FPGA-based framework for novel CMP research
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
Sewook Wee, Jared Casper, Njuguna Njoroge, Yuriy T...
« Prev « First page 1443 / 1492 Last » Next »