Sciweavers

7456 search results - page 1376 / 1492
» Parallelism in Logic Programs
Sort
View
120
Voted
SASP
2008
IEEE
162views Hardware» more  SASP 2008»
15 years 9 months ago
Accelerating Compute-Intensive Applications with GPUs and FPGAs
—Accelerators are special purpose processors designed to speed up compute-intensive sections of applications. Two extreme endpoints in the spectrum of possible accelerators are F...
Shuai Che, Jie Li, Jeremy W. Sheaffer, Kevin Skadr...
152
Voted
FMICS
2007
Springer
15 years 8 months ago
An Approach to Formalization and Analysis of Message Passing Libraries
Message passing using libraries implementing the Message Passing Interface (MPI) standard is the dominant communication mechanism in high performance computing (HPC) applications. ...
Robert Palmer, Michael Delisi, Ganesh Gopalakrishn...
110
Voted
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
15 years 8 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
133
Voted
ISORC
2005
IEEE
15 years 8 months ago
Heterogeneous Adaptive Component-Based Applications with Adaptive.Net
Adaptation to changing environmental conditions is a major challenge for most distributed applications. The service-oriented programming paradigm leads to an increasing number of ...
Andreas Rasche, Marco Puhlmann, Andreas Polze
PLDI
2005
ACM
15 years 8 months ago
Demystifying on-the-fly spill code
Modulo scheduling is an effective code generation technique that exploits the parallelism in program loops by overlapping iterations. One drawback of this optimization is that reg...
Alex Aletà, Josep M. Codina, Antonio Gonz&a...
« Prev « First page 1376 / 1492 Last » Next »