Sciweavers

7092 search results - page 1244 / 1419
» Parallelizing constraint programs
Sort
View
ACSAC
1999
IEEE
14 years 17 days ago
Security Relevancy Analysis on the Registry of Windows NT 4.0
Many security breaches are caused by inappropriate inputs crafted by people with malicious intents. To enhance the system security, we need either to ensure that inappropriate inp...
Wenliang Du, Praerit Garg, Aditya P. Mathur
ICRA
1999
IEEE
146views Robotics» more  ICRA 1999»
14 years 16 days ago
Planning Tracking Motions for an Intelligent Virtual Camera
We consider the problem of automatically generating viewpoint motions for a virtual camera tracking a moving target. Given the target's trajectory, we plan the motion of a ca...
Tsai-Yen Li, Tzong-Hann Yu
VLSID
1999
IEEE
93views VLSI» more  VLSID 1999»
14 years 15 days ago
Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect
Recently Lillis, et al. presented an elegant dynamic programming approach to RC interconnect delay optimization through driver sizing, repeater insertion, and, wire sizing which e...
Noel Menezes, Chung-Ping Chen
AGP
1998
IEEE
14 years 15 days ago
Factorizing Equivalent Variable Pairs in ROBDD-Based Implementations of Pos
The subject of groundness analysis for (constraint) logic programs has been widely studied, and interesting domains have been proposed. Pos has been recognized as the most suitabl...
Roberto Bagnara, Peter Schachte
ICCAD
1998
IEEE
105views Hardware» more  ICCAD 1998»
14 years 15 days ago
Fanout optimization under a submicron transistor-level delay model
In this paper we present a new fanout optimization algorithm which is particularly suitable for digital circuits designed with submicron CMOS technologies. Restricting the class o...
Pasquale Cocchini, Massoud Pedram, Gianluca Piccin...
« Prev « First page 1244 / 1419 Last » Next »