Sciweavers

5640 search results - page 1002 / 1128
» Parallelizing the Data Cube
Sort
View
AINA
2007
IEEE
14 years 3 months ago
Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures
Continuous improvements in integration scale have made major microprocessor vendors to move to designs that integrate several processor cores on the same chip. Chip-multiprocessor...
Antonio Flores, Juan L. Aragón, Manuel E. A...
ARITH
2007
IEEE
14 years 3 months ago
A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design
The floating-point multiply-add fused (MAF) unit sets a new trend in the processor design to speed up floatingpoint performance in scientific and multimedia applications. This ...
Libo Huang, Li Shen, Kui Dai, Zhiying Wang
ASAP
2007
IEEE
111views Hardware» more  ASAP 2007»
14 years 3 months ago
Entropy Coding on a Programmable Processor Array for Multimedia SoC
Entropy encoding and decoding is a crucial part of any multimedia system that can be highly demanding in terms of computing power. Hardware implementation of typical compression a...
Roberto R. Osorio, Javier D. Bruguera
CCGRID
2007
IEEE
14 years 3 months ago
Virtual Clusters on the Fly - Fast, Scalable, and Flexible Installation
One of the advantages in virtualized computing clusters compared to traditional shared HPC environments is their ability to accommodate user-specific system customization. Howeve...
Hideo Nishimura, Naoya Maruyama, Satoshi Matsuoka
CISS
2007
IEEE
14 years 3 months ago
Limited Feedback Precoder Design for Spatially Correlated MIMO Channels
Abstract— It is well-known that perfect channel state information (CSI) at the transmitter and the receiver (CSIT/CSIR) can be used to decompose a multi-antenna channel into a ba...
Vasanthan Raghavan, Akbar M. Sayeed, Venugopal V. ...
« Prev « First page 1002 / 1128 Last » Next »