Sciweavers

5640 search results - page 1035 / 1128
» Parallelizing the Data Cube
Sort
View
124
Voted
DSD
2009
IEEE
147views Hardware» more  DSD 2009»
15 years 6 months ago
A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low computat...
Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu
GLOBECOM
2007
IEEE
15 years 6 months ago
Amplify-and-Forward Capacity with Transmit Beamforming for MIMO Multiple-Relay Channels
In this paper, we consider a MIMO wireless relay network where communication between a source and a destination node is assisted by multiple relay nodes using the Amplifyand-Forwar...
Erhan Yilmaz, M. Oguz Sunay
HIPEAC
2009
Springer
15 years 6 months ago
HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic
Abstract. Exposing more instruction-level parallelism in out-of-order superscalar processors requires increasing the number of dynamic in-flight instructions. However, large instru...
Suriya Subramanian, Kathryn S. McKinley
ACSC
2004
IEEE
15 years 6 months ago
Self-Replicating Expressions in the Lambda Calculus
The study of self-replicating structures in Computer Science has been taking place for more than half a century, motivated by the desire to understand the fundamental principles a...
James Larkin, Phil Stocks
117
Voted
CHES
2004
Springer
106views Cryptology» more  CHES 2004»
15 years 6 months ago
XTR Implementation on Reconfigurable Hardware
Abstract. Recently, Lenstra and Verheul proposed an efficient cryptosystem called XTR. This system represents elements of F p6 with order dividing p2 -p+1 by their trace over Fp2 ....
Eric Peeters, Michael Neve, Mathieu Ciet
« Prev « First page 1035 / 1128 Last » Next »