Sciweavers

5640 search results - page 1100 / 1128
» Parallelizing the Data Cube
Sort
View
DDECS
2007
IEEE
175views Hardware» more  DDECS 2007»
14 years 3 months ago
Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair
—An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. A commonly used repair strategy is to equip memories with sp...
Philipp Öhler, Sybille Hellebrand, Hans-Joach...
DSN
2007
IEEE
14 years 3 months ago
Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor
Aggressive CMOS scaling will make future chip multiprocessors (CMPs) increasingly susceptible to transient faults, hard errors, manufacturing defects, and process variations. Exis...
Christopher LaFrieda, Engin Ipek, José F. M...
HPCA
2007
IEEE
14 years 3 months ago
An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing
Shared memory multiprocessors play an increasingly important role in enterprise and scientific computing facilities. Remote misses limit the performance of shared memory applicat...
Liqun Cheng, John B. Carter, Donglai Dai
ICC
2007
IEEE
175views Communications» more  ICC 2007»
14 years 3 months ago
An Adaptive MIMO System Based on Unified Belief Propagation Detection
—An adaptive multiple input and multiple output with the code matrix index feedback [8]. One detector will (MIMO) system based on the unified belief propagation (BP) work in the ...
Xiumei Yang, Yong Xiong, Fan Wang
ICC
2007
IEEE
123views Communications» more  ICC 2007»
14 years 3 months ago
The Effect of Ordered Detection and Antenna Selection on Diversity Gain of Decision Feedback Detector
— The decision feedback detector (DFD) can achieve the high spectral efficiency of a MIMO channel in that it converts the MIMO channel into multiple parallel layers, through whi...
Yi Jiang, Mahesh K. Varanasi
« Prev « First page 1100 / 1128 Last » Next »