Sciweavers

479 search results - page 57 / 96
» Partitioning of Functional Models of Synchronous Digital Sys...
Sort
View
IRI
2007
IEEE
14 years 2 months ago
Reuse Technique in Hardware Design
The paper presents a technique for the design of digital systems on the basis of reusable hardware templates, which are circuits with modifiable functionality that might be custom...
Valery Sklyarov, Iouliia Skliarova
IRCDL
2008
13 years 10 months ago
Towards Bridging the Gap between Personalization and Information Extraction
In this paper we propose to integrate Information Extraction and Adaptive Personalization in order to empower information access and Web search experience. We describe the PIE (Per...
Nirmala Pudota, Paolo Casoto, Antonina Dattolo, Pa...
IEEEPACT
2006
IEEE
14 years 2 months ago
Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. I...
ICCAD
1999
IEEE
115views Hardware» more  ICCAD 1999»
14 years 24 days ago
Fast performance analysis of bus-based system-on-chip communication architectures
This paper addresses the problem of efficient and accurate performance analysis to drive the exploration and design of bus-based System-on-Chip (SOC) communication architectures. ...
Kanishka Lahiri, Anand Raghunathan, Sujit Dey
IVC
2007
94views more  IVC 2007»
13 years 8 months ago
Vector quantization and fuzzy ranks for image reconstruction
The problem of clustering is often addressed with techniques based on a Voronoi partition of the data space. Vector quantization is based on a similar principle, but it is a diffe...
Stefano Rovetta, Francesco Masulli