Sciweavers

193 search results - page 18 / 39
» Patching Processor Design Errors
Sort
View
TDSC
2010
111views more  TDSC 2010»
13 years 7 months ago
Using Underutilized CPU Resources to Enhance Its Reliability
—Soft errors (or Transient faults) are temporary faults that arise in a circuit due to a variety of internal noise and external sources such as cosmic particle hits. Though soft ...
Avi Timor, Avi Mendelson, Yitzhak Birk, Neeraj Sur...
MTV
2007
IEEE
121views Hardware» more  MTV 2007»
14 years 2 months ago
Chico: An On-chip Hardware Checker for Pipeline Control Logic
The widening gap between CPU complexity and verification capability is becoming increasingly more salient. It is impossible to completely verify the functionality of a modern mic...
Andrew DeOrio, Adam Bauserman, Valeria Bertacco
ITNG
2008
IEEE
14 years 3 months ago
Towards a Specification Prototype for Hierarchy-Driven Attack Patterns
We propose the characteristics of a software tool that leverages specifying attack pattern details in understandable hierarchies. These hierarchies are currently manually populate...
Joshua J. Pauli, Patrick Henry Engebretson
JCST
2010
109views more  JCST 2010»
13 years 3 months ago
Feature Preserving Mesh Simplification Using Feature Sensitive Metric
We present a new method for feature preserving mesh simplification based on feature sensitive (FS) metric. Previous quadric error based approach is extended to a high-dimensional F...
Jin Wei, Yu Lou
SAMOS
2005
Springer
14 years 2 months ago
Micro-architecture Performance Estimation by Formula
An analytical performance model for out of order issue superscalar micro-processors is presented. This model quantifies the performance impacts of micro-architecture design option...
Lucanus J. Simonson, Lei He