Sciweavers

193 search results - page 9 / 39
» Patching Processor Design Errors
Sort
View
ISCA
2007
IEEE
182views Hardware» more  ISCA 2007»
14 years 2 months ago
Configurable isolation: building high availability systems with commodity multi-core processors
High availability is an increasingly important requirement for enterprise systems, often valued more than performance. Systems designed for high availability typically use redunda...
Nidhi Aggarwal, Parthasarathy Ranganathan, Norman ...
ICIP
1998
IEEE
14 years 10 months ago
A Neural Network Approach for Reconstructing Surface Shape from Shading
In this work, a framework for the reconstruction of smooth surface shapes from shading images is presented. The method is based on using a backpropagationbased neural network for ...
Jezekiel Ben-Arie, Dibyendu Nandy
HPCA
2006
IEEE
14 years 9 months ago
Construction and use of linear regression models for processor performance analysis
Processor architects have a challenging task of evaluating a large design space consisting of several interacting parameters and optimizations. In order to assist architects in ma...
P. J. Joseph, Kapil Vaswani, Matthew J. Thazhuthav...
ARC
2009
Springer
188views Hardware» more  ARC 2009»
14 years 3 months ago
Word-Length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator
Abstract. Monte Carlo simulation is one of the most widely used techniques for computationally intensive simulations in mathematical analysis and modeling. A multivariate Gaussian ...
Chalermpol Saiprasert, Christos-Savvas Bouganis, G...
WWW
2002
ACM
14 years 9 months ago
An incremental XSLT transformation processor for XML document manipulation
In this paper, we present an incremental transformation framework called incXSLT. This framework has been experimented for the XSLT language defined at the World Wide Web Consorti...
Lionel Villard, Nabil Layaïda