Sciweavers

1528 search results - page 301 / 306
» Performance Assertion Checking
Sort
View
JSA
2008
91views more  JSA 2008»
13 years 7 months ago
Using supplier locality in power-aware interconnects and caches in chip multiprocessors
Conventional snoopy-based chip multiprocessors take an aggressive approach broadcasting snoop requests to all nodes. In addition each node checks all received requests. This appro...
Ehsan Atoofian, Amirali Baniasadi
MICRO
2008
IEEE
137views Hardware» more  MICRO 2008»
13 years 7 months ago
Verification of chip multiprocessor memory systems using a relaxed scoreboard
Verification of chip multiprocessor memory systems remains challenging. While formal methods have been used to validate protocols, simulation is still the dominant method used to ...
Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin...
ENTCS
2007
108views more  ENTCS 2007»
13 years 7 months ago
Generating Java Compiler Optimizers Using Bidirectional CTL
There have been several research works that analyze and optimize programs using temporal logic. However, no evaluation of optimization time or execution time of these implementati...
Ling Fang, Masataka Sassa
KES
2006
Springer
13 years 7 months ago
Spiking Neural Network Based Classification of Task-Evoked EEG Signals
This paper presents an improved technique to detect evoked potentials in continuous EEG recordings using a spiking neural network. Human EEG signals recorded during spell checking,...
Piyush Goel, Honghai Liu, David J. Brown, Avijit D...
FGCS
2007
146views more  FGCS 2007»
13 years 7 months ago
Distributed medical images analysis on a Grid infrastructure
In this paper medical applications on a Grid infrastructure, the MAGIC-5 Project, are presented and discussed. MAGIC-5 aims at developing Computer Aided Detection (CADe) software ...
Roberto Bellotti, Piergiorgio Cerello, S. Tangaro,...