Sciweavers

209 search results - page 6 / 42
» Performance Enhancement of Network Devices with Multi-Core P...
Sort
View
ISCAPDCS
2008
13 years 9 months ago
Implementation of 802.11n on 128-CORE Processor
This article presents the results of a research in applying modern Graphics Processing Units in the field of telecommunications. The most recent Wireless Local Area Network protoc...
A. Akapyev, V. Krylov
FPL
2006
Springer
108views Hardware» more  FPL 2006»
13 years 11 months ago
Implementation of Network Application Layer Parser for Multiple TCP/IP Flows in Reconfigurable Devices
This paper presents an implementation of a high-performance network application layer parser in FPGAs. At the core of the architecture resides a pattern matcher and a parser. The ...
James Moscola, Young H. Cho, John W. Lockwood
ICS
1999
Tsinghua U.
13 years 11 months ago
Realizing the performance potential of the virtual interface architecture
The Virtual Interface (VI) Architecture provides protected userlevel communication with high delivered bandwidth and low permessage latency, particularly for small messages. The V...
Evan Speight, Hazim Abdel-Shafi, John K. Bennett
ISCA
2005
IEEE
105views Hardware» more  ISCA 2005»
14 years 1 months ago
Exploiting Structural Duplication for Lifetime Reliability Enhancement
Increased power densities (and resultant temperatures) and other effects of device scaling are predicted to cause significant lifetime reliability problems in the near future. In...
Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, J...
VLSID
2007
IEEE
97views VLSI» more  VLSID 2007»
14 years 1 months ago
Embedded Support Vector Machine : Architectural Enhancements and Evaluation
In recent years, research and development in the field of machine learning and classification techniques have gained paramount importance. The future generation of intelligent e...
Soumyajit Dey, Monu Kedia, Niket Agarwal, Anupam B...