Sciweavers

5564 search results - page 965 / 1113
» Performance Modeling of HPC Applications
Sort
View
100
Voted
HPCA
1996
IEEE
15 years 6 months ago
Fault-Tolerance with Multimodule Routers
The current multiprocessors such asCray T3D support interprocessor communication using partitioned dimension-order routers (PDRs). In a PDR implementation, the routing logic and sw...
Suresh Chalasani, Rajendra V. Boppana
PLDI
1996
ACM
15 years 6 months ago
A Reduced Multipipeline Machine Description that Preserves Scheduling Constraints
High performance compilers increasingly rely on accurate modeling of the machine resources to efficiently exploit the instruction level parallelism of an application. In this pape...
Alexandre E. Eichenberger, Edward S. Davidson
SIGMOD
1996
ACM
120views Database» more  SIGMOD 1996»
15 years 6 months ago
Implementing Data Cubes Efficiently
Decision support applications involve complex queries on very large databases. Since response times should be small, query optimization is critical. Users typically view the data ...
Venky Harinarayan, Anand Rajaraman, Jeffrey D. Ull...
114
Voted
ECCV
2010
Springer
15 years 6 months ago
Lighting and Pose Robust Face Sketch Synthesis
Automatic face sketch synthesis has important applications in law enforcement and digital entertainment. Although great progress has been made in recent years, previous methods onl...
157
Voted
SPAA
1994
ACM
15 years 6 months ago
Bounds on the Greedy Routing Algorithm for Array Networks
We analyze the performance of greedy routing for array networks by providing bounds on the average delay and the average number of packets in the system for the dynamic routing pr...
Michael Mitzenmacher