Sciweavers

428 search results - page 45 / 86
» Performance Modelling and Evaluation of Firewall Architectur...
Sort
View
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
13 years 11 months ago
MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip
The memory subsystem is a major contributor to the performance, power, and area of complex SoCs used in feature rich multimedia products. Hence, memory architecture of the embedded...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
HPCA
1997
IEEE
14 years 19 hour ago
Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems
Many parallel systems offer a simple view of memory: all storage cells are addresseduniformly. Despite a uniform view of the memory, the machines differsignificantly in theirmemo...
Thomas Stricker, Thomas R. Gross
3DOR
2009
13 years 9 months ago
A 3D Shape Benchmark for Retrieval and Automatic Classification of Architectural Data
When drafting new buildings, architects make intensive use of existing 3D models including building elements, furnishing, and environment elements. These models are either directl...
Raoul Wessel, Ina Blümel, Reinhard Klein
MIDDLEWARE
2010
Springer
13 years 6 months ago
Kevlar: A Flexible Infrastructure for Wide-Area Collaborative Applications
Abstract. While Web Services ensure interoperability and extensibility for networked applications, they also complicate the deployment of highly collaborative systems, such as virt...
Qi Huang, Daniel A. Freedman, Ymir Vigfusson, Ken ...
TPDS
2008
113views more  TPDS 2008»
13 years 7 months ago
Evaluating a High-Level Parallel Language (GpH) for Computational GRIDs
Computational Grids potentially offer low cost, readily available, and large-scale high-performance platforms. For the parallel execution of programs, however, computational GRIDs ...
Abdallah Al Zain, Philip W. Trinder, Greg Michaels...