Sciweavers

6709 search results - page 99 / 1342
» Performance Modelling of the Computational Hardware: A Stati...
Sort
View
ICPP
2009
IEEE
14 years 4 months ago
Speeding Up Distributed MapReduce Applications Using Hardware Accelerators
—In an attempt to increase the performance/cost ratio, large compute clusters are becoming heterogeneous at multiple levels: from asymmetric processors, to different system archi...
Yolanda Becerra, Vicenç Beltran, David Carr...
ATVA
2006
Springer
162views Hardware» more  ATVA 2006»
14 years 1 months ago
Predicate Abstraction of Programs with Non-linear Computation
e Abstraction of Programs With Non-linear Computation Songtao Xia1 Ben Di Vito2 Cesar Munoz3 1 NASA Postdoc at NASA Langley Research Center, Hampton, VA 2 NASA Langley Research Cen...
Songtao Xia, Ben Di Vito, César Muño...
ISSS
2002
IEEE
130views Hardware» more  ISSS 2002»
14 years 2 months ago
System-Level Modeling of a Network Switch SoC
We present the modeling of the high-level design of a next generation network switch from the perspective of a ComputerAided Design (CAD) team within the larger context of a desig...
Andrew S. Cassidy, Christopher P. Andrews, Donald ...
CAMP
2005
IEEE
14 years 3 months ago
Restoration of Vertical Line Scratches with a Distributed Genetic Algorithm
— This contribution approaches the problem of scratch restoration in old movies as a optimisation’s problem. The functional based on the statistical properties of the image aro...
Francesco Isgrò, Domenico Tegolo
PARA
2004
Springer
14 years 2 months ago
Cache Optimizations for Iterative Numerical Codes Aware of Hardware Prefetching
Cache optimizations typically include code transformations to increase the locality of memory accesses. An orthogonal approach is to enable for latency hiding by introducing prefet...
Josef Weidendorfer, Carsten Trinitis