372 search results - page 17 / 75 » Performance Studies of a Parallel Prolog Architecture |
ICCD
2005
IEEE
14 years 5 months ago
2005
IEEE
The formal analysis of parallelism and pipelining is performed on an 8-bit Add-Compare-Select element of a Viterbi decoder. The results are quantified through a study of the delay...
ICS
2009
Tsinghua U.
14 years 3 months ago
2009
Tsinghua U.
Iterative stencil loops (ISLs) are used in many applications and tiling is a well-known technique to localize their computation. When ISLs are tiled across a parallel architecture...
PDP
1996
IEEE
14 years 19 days ago
1996
IEEE
A case study of performance and dependability evaluation of fault-tolerant multiprocessors is presented. Two specific architectures are analyzed taking into account system functio...
ICPPW
2002
IEEE
14 years 1 months ago
2002
IEEE
This paper presents a methodology for aiding a scientific programmer to evaluate the performance of parallel programs on advanced architectures. It applies well-defined design o...
ISCA
2009
IEEE
14 years 3 months ago
2009
IEEE
With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computer systems. Many issues of parallelism management boi...