Sciweavers

1370 search results - page 148 / 274
» Performance analysis and optimization of latency insensitive...
Sort
View
ICDE
2003
IEEE
73views Database» more  ICDE 2003»
16 years 5 months ago
Scalable Application-Aware Data Freshening
Distributed databases and other networked information systems use copies or mirrors to reduce latency and to increase availability. Copies need to be refreshed. In a loosely coupl...
Donald Carney, Sangdon Lee, Stanley B. Zdonik
HPCA
2008
IEEE
16 years 4 months ago
Power-Efficient DRAM Speculation
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based sharedmemory multiprocessor systems that speculatively access DRAM in parallel with the...
Nidhi Aggarwal, Jason F. Cantin, Mikko H. Lipasti,...
ICS
2009
Tsinghua U.
15 years 11 months ago
Dynamic cache clustering for chip multiprocessors
This paper proposes DCC (Dynamic Cache Clustering), a novel distributed cache management scheme for large-scale chip multiprocessors. Using DCC, a per-core cache cluster is compri...
Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem
DAC
2010
ACM
15 years 4 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
IJCV
2007
210views more  IJCV 2007»
15 years 4 months ago
A Behavioral Analysis of Computational Models of Visual Attention
Robots often incorporate computational models of visual attention to streamline processing. Even though the number of visual attention systems employed on robots has increased dram...
Frederick Shic, Brian Scassellati