Sciweavers

1370 search results - page 193 / 274
» Performance analysis and optimization of latency insensitive...
Sort
View
IWCMC
2006
ACM
15 years 10 months ago
Modeling key agreement in multi-hop ad hoc networks
Securing multicast communications in ad hoc networks has become one of the most challenging research directions in the areas of wireless networking and security. This is especiall...
Giovanni Di Crescenzo, Maria Striki, John S. Baras
ISCA
2010
IEEE
210views Hardware» more  ISCA 2010»
15 years 9 months ago
An intra-chip free-space optical interconnect
Continued device scaling enables microprocessors and other systems-on-chip (SoCs) to increase their performance, functionality, and hence, complexity. Simultaneously, relentless s...
Jing Xue, Alok Garg, Berkehan Ciftcioglu, Jianyun ...
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
15 years 9 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for applicationāˆ’specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
CN
2006
61views more  CN 2006»
15 years 4 months ago
Structuring topologically aware overlay networks using domain names
Abstract-- Overlay networks are application layer systems which facilitate users in performing distributed functions such as searches over the contents of other users. An important...
Demetrios Zeinalipour-Yazti, Vana Kalogeraki
VLDB
1998
ACM
138views Database» more  VLDB 1998»
15 years 9 months ago
TOPAZ: a Cost-Based, Rule-Driven, Multi-Phase Parallelizer
Currently the key problems of query optimization are extensibility imposed by object-relational technology, as well as query complexity caused by forthcoming applications, such as...
Clara Nippl, Bernhard Mitschang