Sciweavers

285 search results - page 4 / 57
» Performance and Functional Verification of Microprocessors
Sort
View
ASPDAC
2006
ACM
153views Hardware» more  ASPDAC 2006»
14 years 3 months ago
Diagonal routing in high performance microprocessor design
This paper presents a diagonal routing method which is applied to an actual microprocessor prototype chip. While including the layout functions for the conventional Manhattan rout...
Noriyuki Ito, Hideaki Katagiri, Ryoichi Yamashita,...
FAC
2000
124views more  FAC 2000»
13 years 9 months ago
Algebraic Models of Correctness for Microprocessors
In this paper we present a method of describing microprocessors at different levels of temporal and data abstraction. We consider microprogrammed, pipelined and superscalar proces...
Anthony C. J. Fox, Neal A. Harman
DAC
2006
ACM
14 years 3 months ago
A systematic method for functional unit power estimation in microprocessors
We present a new method for mathematically estimating the active unit power of functional units in modern microprocessors such as the Pentium 4 family. Our method leverages the ph...
Wei Wu, Lingling Jin, Jun Yang 0002, Pu Liu, Sheld...
ATS
2005
IEEE
121views Hardware» more  ATS 2005»
14 years 3 months ago
Compressing Functional Tests for Microprocessors
In the past, test data volume reduction techniques have concentrated heavily on scan test data content. However, functional vectors continue to be utilized because they target uni...
Kedarnath J. Balakrishnan, Nur A. Touba, Srinivas ...
DCC
2008
IEEE
13 years 11 months ago
Design and Implementation of a High-Performance Microprocessor Cache Compression Algorithm
Researchers have proposed using hardware data compression units within the memory hierarchies of microprocessors in order to improve performance, energy efficiency, and functional...
Xi Chen, Lei Yang, Haris Lekatsas, Robert P. Dick,...