Sciweavers

1007 search results - page 157 / 202
» Performance based design of high-level language-directed com...
Sort
View
DAC
2007
ACM
16 years 5 months ago
A System For Coarse Grained Memory Protection In Tiny Embedded Processors
Many embedded systems contain resource constrained microcontrollers where applications, operating system components and device drivers reside within a single address space with no...
Ram Kumar, Akhilesh Singhania, Andrew Castner, Edd...
142
Voted
SASP
2009
IEEE
222views Hardware» more  SASP 2009»
15 years 11 months ago
A memory optimization technique for software-managed scratchpad memory in GPUs
—With the appearance of massively parallel and inexpensive platforms such as the G80 generation of NVIDIA GPUs, more real-life applications will be designed or ported to these pl...
Maryam Moazeni, Alex A. T. Bui, Majid Sarrafzadeh
ISLPED
2010
ACM
128views Hardware» more  ISLPED 2010»
15 years 2 months ago
Rank-aware cache replacement and write buffering to improve DRAM energy efficiency
DRAM power and energy efficiency considerations are becoming increasingly important for low-power and mobile systems. Using lower power modes provided by commodity DRAM chips redu...
Ahmed M. Amin, Zeshan Chishti
ICS
2005
Tsinghua U.
15 years 10 months ago
Transparent caching with strong consistency in dynamic content web sites
We consider a cluster architecture in which dynamic content is generated by a database back-end and a collection of Web and application server front-ends. We study the effect of t...
Cristiana Amza, Gokul Soundararajan, Emmanuel Cecc...
ANCS
2007
ACM
15 years 8 months ago
Optimal packet scheduling in output-buffered optical switches with limited-range wavelength conversion
All-optical packet switching is a promising candidate for future high-speed switching. However, due to the absence of optical Random Access Memory, the traditional Virtual Output ...
Lin Liu, Yuanyuan Yang