Sciweavers

955 search results - page 25 / 191
» Performance optimization of multiple memory architectures fo...
Sort
View
FCCM
2002
IEEE
171views VLSI» more  FCCM 2002»
14 years 1 months ago
Coarse-Grain Pipelining on Multiple FPGA Architectures
Reconfigurable systems, and in particular, FPGA-based custom computing machines, offer a unique opportunity to define application-specific architectures. These architectures offer...
Heidi E. Ziegler, Byoungro So, Mary W. Hall, Pedro...
DATE
2003
IEEE
105views Hardware» more  DATE 2003»
14 years 2 months ago
Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results
In this paper is described a software technique allowing to detect soft errors occurring in processor-based digital architectures. The detection mechanism is based on a set of rul...
B. Nicolescu, Raoul Velazco
CF
2009
ACM
14 years 3 months ago
Strategies for dynamic memory allocation in hybrid architectures
Hybrid architectures combining the strengths of generalpurpose processors with application-specific hardware accelerators can lead to a significant performance improvement. Our ...
Peter Bertels, Wim Heirman, Dirk Stroobandt
ICCS
2009
Springer
14 years 3 months ago
Generating Empirically Optimized Composed Matrix Kernels from MATLAB Prototypes
The development of optimized codes is time-consuming and requires extensive architecture, compiler, and language expertise, therefore, computational scientists are often forced to ...
Boyana Norris, Albert Hartono, Elizabeth R. Jessup...
DAC
2005
ACM
14 years 10 months ago
Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design
In many of embedded systems, particularly for those with high data computations, the delay of memory access is one of the major bottlenecks in the system's performance. It ha...
Jungeun Kim, Taewhan Kim