Sciweavers

955 search results - page 44 / 191
» Performance optimization of multiple memory architectures fo...
Sort
View
IPPS
1999
IEEE
14 years 1 months ago
A Graph Based Framework to Detect Optimal Memory Layouts for Improving Data Locality
In order to extract high levels of performance from modern parallel architectures, the effective management of deep memory hierarchies is very important. While architectural advan...
Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanuja...
BC
2000
69views more  BC 2000»
13 years 9 months ago
Stochastic resonance in the speed of memory retrieval
The stochastic resonance (SR) phenomenon in human cognition (memory retrieval speed for arithmetical multiplication rules) is addressed in a behavioral and neurocomputational study...
Marius Usher, Mario Feingold
DATE
2004
IEEE
136views Hardware» more  DATE 2004»
14 years 24 days ago
Data Windows: A Data-Centric Approach for Query Execution in Memory-Resident Databases
Structured embedded databases are currently becoming an integrated part of embedded systems, thus, enabling higher standards in system automation. These embedded databases are typ...
Jayaprakash Pisharath, Alok N. Choudhary, Mahmut T...
ISCA
1998
IEEE
144views Hardware» more  ISCA 1998»
14 years 1 months ago
Declustered Disk Array Architectures with Optimal and Near-Optimal Parallelism
This paper investigates the placement of data and parity on redundant disk arrays. Declustered organizations have been traditionally used to achieve fast reconstruction of a faile...
Guillermo A. Alvarez, Walter A. Burkhard, Larry J....
ISNN
2005
Springer
14 years 2 months ago
A SIMD Neural Network Processor for Image Processing
Abstract. Artificial Neural Networks (ANNs) and image processing requires massively parallel computation of simple operator accompanied by heavy memory access. Thus, this type of ...
Dongsun Kim, Hyunsik Kim, Hongsik Kim, Gunhee Han,...