Sciweavers

1493 search results - page 273 / 299
» Petascale computing with accelerators
Sort
View
DATE
2002
IEEE
84views Hardware» more  DATE 2002»
14 years 19 days ago
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications
Microprocessors are today getting more and more inefficient for a growing range of applications. Its principles -The Von Neumann paradigm[3]- based on the sequential execution of ...
Gilles Sassatelli, Lionel Torres, Pascal Benoit, T...
EMSOFT
2001
Springer
14 years 5 days ago
Adaptive and Reflective Middleware for Distributed Real-Time and Embedded Systems
Software has become strategic to developing effective distributed real-time and embedded (DRE) systems. Next-generation DRE systems, such as total ship computing environments, coo...
Douglas C. Schmidt
PG
1997
IEEE
13 years 12 months ago
Rendering of spherical light fields
A plenoptic function is a parameterized function describing the flow of light in space, and has served as a key idea in building some of the recent image-based rendering systems....
Insung Ihm, Sanghoon Park, Rae Kyoung Lee
SIGGRAPH
1995
ACM
13 years 11 months ago
A frequency-domain analysis of head-motion prediction
The use of prediction to eliminate or reduce the effects of system delays in Head-Mounted Display systems has been the subject of several recent papers. A variety of methods have ...
Ronald Azuma, Gary Bishop
ANCS
2008
ACM
13 years 9 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu