Sciweavers

29 search results - page 4 / 6
» Phase-Change Technology and the Future of Main Memory
Sort
View
MICRO
2003
IEEE
161views Hardware» more  MICRO 2003»
14 years 22 days ago
Design and Implementation of High-Performance Memory Systems for Future Packet Buffers
In this paper we address the design of a future high-speed router that supports line rates as high as OC-3072 (160 Gb/s), around one hundred ports and several service classes. Bui...
Jorge García-Vidal, Jesús Corbal, Ll...
ACMDIS
2006
ACM
14 years 1 months ago
Morphome: a constructive field study of proactive information technology in the home
This paper presents the main results of a three-year long field and design study of proactive information technology in the home. This technology uses sensors to track human activ...
Ilpo Koskinen, Kristo Kuusela, Katja Battarbee, An...
ISCA
2011
IEEE
294views Hardware» more  ISCA 2011»
12 years 11 months ago
Moguls: a model to explore the memory hierarchy for bandwidth improvements
In recent years, the increasing number of processor cores and limited increases in main memory bandwidth have led to the problem of the bandwidth wall, where memory bandwidth is b...
Guangyu Sun, Christopher J. Hughes, Changkyu Kim, ...
EUROMICRO
1997
IEEE
13 years 11 months ago
A RISC Microprocessor for Contactless Smart Cards
Two years ago [3] we began to study a R.I.S.C. approachfor smart card microprocessors. We reconsider this research to answer the question of the new technology of smart cards: the...
Christian Cormier, Georges Grimonprez
ADBIS
2007
Springer
180views Database» more  ADBIS 2007»
14 years 1 months ago
ODRA: A Next Generation Object-Oriented Environment for Rapid Database Application Development
ODRA (Object Database for Rapid Application development) is an object-oriented application development environment currently being constructed at the Polish-Japanese Institute of I...
Michal Lentner, Kazimierz Subieta