Sciweavers

301 search results - page 9 / 61
» Physical design techniques for optimizing RTA-induced variat...
Sort
View
ICDCSW
2009
IEEE
14 years 3 months ago
A Dynamic Battery Model for Co-design in Cyber-Physical Systems
We introduce a dynamic battery model that describes the variations of the capacity of a battery under time varying discharge current. This model supports a co-design approach for ...
Fumin Zhang, Zhenwu Shi, Wayne Wolf
ICCD
2007
IEEE
212views Hardware» more  ICCD 2007»
14 years 5 months ago
Analytical thermal placement for VLSI lifetime improvement and minimum performance variation
DSM and nanometer VLSI designs are subject to an increasingly significant thermal effect on VLSI circuit lifetime and performance variation, which can be effectively subdued by V...
Andrew B. Kahng, Sung-Mo Kang, Wei Li, Bao Liu
DATE
2007
IEEE
100views Hardware» more  DATE 2007»
14 years 2 months ago
Working with process variation aware caches
Deep-submicron designs have to take care of process variation effects as variations in critical process parameters result in large variations in access latencies of hardware compo...
Madhu Mutyam, Narayanan Vijaykrishnan
ISCAS
2008
IEEE
129views Hardware» more  ISCAS 2008»
14 years 2 months ago
Physical unclonable function with tristate buffers
— The lack of robust tamper-proofing techniques in security applications has provided attackers the ability to virtually circumvent mathematically strong cryptographic primitive...
Erdinç Öztürk, Ghaith Hammouri, B...
GLVLSI
2006
IEEE
101views VLSI» more  GLVLSI 2006»
14 years 2 months ago
Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance
Process variations have become a serious concern for nanometer technologies. The interconnect and device variations include interand intra-die variations of geometries, as well as...
Xiaoning Qi, Alex Gyure, Yansheng Luo, Sam C. Lo, ...