Sciweavers

417 search results - page 20 / 84
» Pipelining in Multi-Query Optimization
Sort
View
ASAP
2006
IEEE
130views Hardware» more  ASAP 2006»
14 years 5 months ago
Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip
Data-Pipelining is a widely used model to represent streaming applications. Incremental decomposition and optimization of a data-pipelining application onto a multi-processor plat...
Bo-Cheng Charles Lai, Patrick Schaumont, Wei Qin, ...
IPPS
2002
IEEE
14 years 3 months ago
Efficient Pipelining of Nested Loops: Unroll-and-Squash
The size and complexity of current custom VLSI have forced the use of high-level programming languages to describe hardware, and compiler and synthesis technology bstract designs ...
Darin Petkov, Randolph E. Harr, Saman P. Amarasing...
ESA
2001
Springer
75views Algorithms» more  ESA 2001»
14 years 3 months ago
Strongly Competitive Algorithms for Caching with Pipelined Prefetching
Suppose that a program makes a sequence of m accesses (references) to data blocks, the cache can hold k < m blocks, an access to a block in the cache incurs one time unit, and ...
Alexander Gaysinsky, Alon Itai, Hadas Shachnai
ARITH
2005
IEEE
14 years 26 days ago
Quasi-Pipelined Hash Circuits
Hash functions are an important cryptographic primitive. They are used to obtain a fixed-size fingerprint, or hash value, of an arbitrary long message. We focus particularly on ...
Marco Macchetti, Luigi Dadda
ISCAS
2005
IEEE
106views Hardware» more  ISCAS 2005»
14 years 4 months ago
A generic multilevel multiplying D/A converter for pipelined ADCs
—State-of-art implementations of pipelined ADCs can only realize a multiplying DAC (MDAC) with (2n –1) levels. However, the number of levels needed to optimize the performance ...
Vivek Sharma, Un-Ku Moon, Gabor C. Temes