Sciweavers

1419 search results - page 103 / 284
» Power Droop Testing
Sort
View
FPGA
2004
ACM
120views FPGA» more  FPGA 2004»
15 years 8 months ago
Flexibility measurement of domain-specific reconfigurable hardware
Traditional metrics used to compare hardware designs include area, performance, and power. However, these metrics do not form a complete evaluation of reconfigurable hardware. For...
Katherine Compton, Scott Hauck
111
Voted
ATS
2005
IEEE
164views Hardware» more  ATS 2005»
15 years 4 months ago
A Family of Logical Fault Models for Reversible Circuits
Reversibility is of interest in achieving extremely low power dissipation; it is also an inherent design requirement of quantum computation. Logical fault models for conventional ...
Ilia Polian, Thomas Fiehn, Bernd Becker, John P. H...
CAINE
2004
15 years 3 months ago
Automated Error-Prevention and Error-Detection Tools for Assembly Language
- Automated tools for error prevention and error detection exist for many high-level languages, but have been nonexistent for assembly-language programs, embedded programs in parti...
Lance G. Johnson, David C. Pheanis
128
Voted
DATE
2008
IEEE
76views Hardware» more  DATE 2008»
15 years 9 months ago
Signal Probability Based Statistical Timing Analysis
VLSI timing analysis and power estimation target the same circuit switching activity. Power estimation techniques are categorized as (1) static, (2) statistical, and (3) simulatio...
Bao Liu
PPAM
2005
Springer
15 years 8 months ago
A Web Computing Environment for Parallel Algorithms in Java
We present a web computing library (PUBWCL) in Java that allows to execute tightly coupled, massively parallel algorithms in the bulk-synchronous (BSP) style on PCs distributed ove...
Olaf Bonorden, Joachim Gehweiler, Friedhelm Meyer ...