Sciweavers

1238 search results - page 104 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
173
Voted
ICPP
2008
IEEE
16 years 18 days ago
Optimizing JPEG2000 Still Image Encoding on the Cell Broadband Engine
JPEG2000 is the latest still image coding standard from the JPEG committee, which adopts new algorithms such as Embedded Block Coding with Optimized Truncation (EBCOT) and Discret...
Seunghwa Kang, David A. Bader
ASAP
2009
IEEE
98views Hardware» more  ASAP 2009»
15 years 4 months ago
A Power-Scalable Switch-Based Multi-processor FFT
This paper examines the architecture, algorithm and implementation of a switch-based multi-processor realization of the fast Fourier transform (FFT). The architecture employs M pr...
Bassam Jamil Mohd, Earl E. Swartzlander Jr.
CPHYSICS
2010
118views more  CPHYSICS 2010»
15 years 3 months ago
The multithreaded version of FORM
We present TFORM, the version of the symbolic manipulation system FORM that can make simultaneous use of several processors in a shared memory architecture. The implementation use...
M. Tentyukov, J. A. M. Vermaseren
151
Voted
FPL
2010
Springer
111views Hardware» more  FPL 2010»
15 years 4 months ago
Managing Short-Lived and Long-Lived Values in Coarse-Grained Reconfigurable Arrays
Abstract--Efficient storage in spatial processors is increasingly important as such devices get larger and support more concurrent operations. Unlike sequential processors that rel...
Brian Van Essen, Robin Panda, Aaron Wood, Carl Ebe...
PC
2007
343views Management» more  PC 2007»
15 years 5 months ago
Runtime scheduling of dynamic parallelism on accelerator-based multi-core systems
We explore runtime mechanisms and policies for scheduling dynamic multi-grain parallelism on heterogeneous multi-core processors. Heterogeneous multi-core processors integrate con...
Filip Blagojevic, Dimitrios S. Nikolopoulos, Alexa...