1238 search results - page 115 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
184
click to vote
CASES
2003
ACM
15 years 11 months ago
2003
ACM
Dynamic software optimization methods are becoming increasingly popular for improving software performance and power. The first step in dynamic optimization consists of detecting ...
157
click to vote
IEEEPACT
2006
IEEE
16 years 6 days ago
2006
IEEE
Previous studies have demonstrated the advantages of single-ISA heterogeneous multi-core architectures for power and performance. However, none of those studies examined how to de...
157
click to vote
TVLSI
2002
15 years 5 months ago
2002
In this paper, we propose a low-power approach to the design of embedded very long instruction word (VLIW) processor architectures based on the forwarding (or bypassing) hardware, ...
150
click to vote
VLSISP
2008
15 years 6 months ago
2008
The compiler is generally regarded as the most important software component that supports a processor design to achieve success. This paper describes our application of the open re...
143
click to vote
CSREAESA
2003
15 years 7 months ago
2003
− This paper presents an efficient system level power saving method for DRAM with multiple power modes. The proposed method is based on the power aware scheduling algorithm that ...