Sciweavers

1238 search results - page 118 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
CONPAR
1992
15 years 10 months ago
Cost Prediction for Load Balancing: Application to Algebraic Computations
A major feature of Computer Algebra, and more generally of non-numerical computations, is the dynamical and non-predictable behaviour of the executions. We then understand that st...
Jean-Louis Roch, A. Vermeerbergen, Gilles Villard
ICPP
1987
IEEE
15 years 9 months ago
Performance of VLSI Engines for Lattice Computations
Abstract. We address the problem of designing and building efficient custom Vl.Sl-besed processors to do computations on large multi-dimensional lattices. The design tradeoffs for ...
Steven D. Kugelmass, Kenneth Steiglitz, Richard K....
DATE
2003
IEEE
123views Hardware» more  DATE 2003»
15 years 11 months ago
Parallel Processing Architectures for Reconfigurable Systems
Novel reconfigurable computing architectures exploit the inherent parallelism available in many signalprocessing problems. These architectures often consist of networks of compute...
Kees A. Vissers
HPCA
2005
IEEE
16 years 6 months ago
Distributing the Frontend for Temperature Reduction
Due to increasing power densities, both on-chip average and peak temperatures are fast becoming a serious bottleneck in processor design. This is due to the cost of removing the h...
Antonio González, Grigorios Magklis, Jos&ea...
ASPDAC
2008
ACM
103views Hardware» more  ASPDAC 2008»
15 years 8 months ago
Reliability-aware design for nanometer-scale devices
Continuous transistor scaling due to improvements in CMOS devices and manufacturing technologies is increasing processor power densities and temperatures; thus, creating challenges...
David Atienza, Giovanni De Micheli, Luca Benini, J...