Sciweavers

1238 search results - page 129 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
HPCA
2000
IEEE
15 years 10 months ago
Register Organization for Media Processing
Processor architectures with tens to hundreds of arithmetic units are emerging to handle media processing applications. These applications, such as image coding, image synthesis, ...
Scott Rixner, William J. Dally, Brucek Khailany, P...
IPPS
2006
IEEE
16 years 8 days ago
Achieving strong scaling with NAMD on Blue Gene/L
NAMD is a scalable molecular dynamics application, which has demonstrated its performance on several parallel computer architectures. Strong scaling is necessary for molecular dyn...
Sameer Kumar, Chao Huang, George Almási, La...
FPL
2003
Springer
81views Hardware» more  FPL 2003»
15 years 11 months ago
Software Decelerators
This paper introduces the notion of a software decelerator, to be used in logic-centric system architectures. Functions are offloaded from logic to a processor, accepting a speed ...
Eric Keller, Gordon J. Brebner, Philip James-Roxby
200
Voted
FGR
2008
IEEE
229views Biometrics» more  FGR 2008»
16 years 22 days ago
Activity detection in conversational sign language video for mobile telecommunication
The goal of the MobileASL project is to increase accessibility by making the mobile telecommunications network available to the signing Deaf community. Video cell phones enable De...
Neva Cherniavsky, Richard E. Ladner, Eve A. Riskin
IPPS
2006
IEEE
16 years 8 days ago
Power-performance efficiency of asymmetric multiprocessors for multi-threaded scientific applications
Recently, under a fixed power budget, asymmetric multiprocessors (AMP) have been proposed to improve the performance of multi-threaded applications compared to symmetric multiproc...
Ryan E. Grant, Ahmad Afsahi