1238 search results - page 86 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
191
click to vote
DAC
2000
ACM
16 years 7 months ago
2000
ACM
In this paper, we present a case study for the design, programming and usage of a reconfigurable system-on-chip, MorphoSys, which is targeted at computation-intensive applications...
182
click to vote
PPOPP
2009
ACM
16 years 6 months ago
2009
ACM
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
148
click to vote
MM
2009
ACM
16 years 18 days ago
2009
ACM
Programmable processors have great advantage over dedicated ASIC design under intense time-to-market pressure. However, realtime encoding of high-definition (HD) H.264 video (up t...
160
click to vote
IPPS
2005
IEEE
15 years 11 months ago
2005
IEEE
An architecture for a reconfigurable superscalar processor is described in which some of its execution units are implemented in reconfigurable hardware. The overall configuration ...
278
click to vote
SIGMOD
2009
ACM
16 years 6 months ago
2009
ACM
Composite (or Complex) event processing (CEP) systems search sequences of incoming events for occurrences of userspecified event patterns. Recently, they have gained more attentio...