Sciweavers

1238 search results - page 94 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
PDP
2010
IEEE
15 years 10 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
163
Voted
IPPS
2000
IEEE
15 years 10 months ago
ClusterNet: An Object-Oriented Cluster Network
Abstract. Parallel processing is based on utilizing a group of processors to efficiently solve large problems faster than is possible on a single processor. To accomplish this, the...
Raymond Hoare
CLUSTER
2001
IEEE
15 years 9 months ago
Parallel Standard Cell Placement on a Cluster of Workstations
In this paper we report experiences on a parallel implementation of a standard cell placement algorithm on a cluster of myrinet connected PCs. The proposed algorithm is based on a...
Faris H. Khundakjie, Patrick H. Madden, Nael B. Ab...
188
Voted
ISCA
2012
IEEE
302views Hardware» more  ISCA 2012»
13 years 8 months ago
Scale-out processors
The emergence of global-scale online services has galvanized scale-out software, characterized by splitting vast datasets and massive computation across many independent servers. ...
Pejman Lotfi-Kamran, Boris Grot, Michael Ferdman, ...
TPDS
2010
93views more  TPDS 2010»
15 years 4 months ago
On the Interplay of Parallelization, Program Performance, and Energy Consumption
—This paper derives simple, yet fundamental formulas to describe the interplay between parallelism of an application, program performance, and energy consumption. Given the ratio...
Sangyeun Cho, Rami G. Melhem