Sciweavers

1238 search results - page 98 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
183
Voted
ASAP
1997
IEEE
92views Hardware» more  ASAP 1997»
15 years 9 months ago
Optimized software synthesis for synchronous dataflow
This paper reviews a set of techniques for compiling dataflow-based, graphical programs for embedded signal processing applications into efficient implementations on programmable ...
Shuvra S. Bhattacharyya, Praveen K. Murthy, Edward...
ESTIMEDIA
2009
Springer
15 years 3 months ago
Efficient execution of Kahn process networks on multi-processor systems using protothreads and windowed FIFOs
As single-processor systems are ceasing to scale effectively, multi-processor systems are becoming more and more popular. While there are many challenges of designing multi-process...
Wolfgang Haid, Lars Schor, Kai Huang, Iuliana Baci...
162
Voted
SIGARCH
2008
107views more  SIGARCH 2008»
15 years 6 months ago
Multitasking workload scheduling on flexible core chip multiprocessors
While technology trends have ushered in the age of chip multiprocessors (CMP) and enabled designers to place an increasing number of cores on chip, a fundamental question is what ...
Divya Gulati, Changkyu Kim, Simha Sethumadhavan, S...
ICCS
2009
Springer
15 years 3 months ago
Evaluating the Jaccard-Tanimoto Index on Multi-core Architectures
The Jaccard/Tanimoto coefficient is an important workload, used in a large variety of problems including drug design fingerprinting, clustering analysis, similarity web searching a...
Vipin Sachdeva, Douglas M. Freimuth, Chris Mueller
ICCAD
1994
IEEE
116views Hardware» more  ICCAD 1994»
15 years 10 months ago
Design of heterogeneous ICs for mobile and personal communication systems
{ Mobile and personal communication systems form key market areas for the electronics industry of the nineties. Stringent requirements in terms of exibility, performance and power...
Gert Goossens, Ivo Bolsens, Bill Lin, Francky Catt...