Sciweavers

430 search results - page 77 / 86
» Power Optimized Combinational Logic Design
Sort
View
ICCAD
2007
IEEE
124views Hardware» more  ICCAD 2007»
14 years 5 months ago
3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits
Abstract— Thermal issues are a primary concern in the threedimensional (3D) integrated circuit (IC) design. Temperature, area, and wire length must be simultaneously optimized du...
Pingqiang Zhou, Yuchun Ma, Zhuoyuan Li, Robert P. ...
CF
2005
ACM
13 years 11 months ago
A case for a working-set-based memory hierarchy
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
Steve Carr, Soner Önder
ISCAS
2007
IEEE
144views Hardware» more  ISCAS 2007»
14 years 3 months ago
Multiple-Width Bus Partitioning Approach to Datapath Synthesis
—A shared bus is a suitable structure for minimizing the interconnections costs in system synthesis. It has also been shown that the word-length of Functional Units has a great i...
Arash Ahmadi, Mark Zwolinski
DAIS
2008
13 years 10 months ago
Using Object Replication for Building a Dependable Version Control System
Object-oriented technologies are frequently used to design and implement distributed applications. Object replication is a well-established approach to increase the dependability f...
Rüdiger Kapitza, Peter Baumann, Hans P. Reise...
ISCAS
2006
IEEE
145views Hardware» more  ISCAS 2006»
14 years 2 months ago
The wordlength determination problem of linear time invariant systems with multiple outputs - a geometric programming approach
This paper proposes two new methods for optimizing objectives and constraints. The GP approach is very general and hardware resources in finite wordlength implementation of it allo...
S. C. Chan, K. M. Tsui