Sciweavers

734 search results - page 63 / 147
» Power balanced pipelines
Sort
View
DAMON
2007
Springer
14 years 2 months ago
Vectorized data processing on the cell broadband engine
In this work, we research the suitability of the Cell Broadband Engine for database processing. We start by outlining the main architectural features of Cell and use microbenchmar...
Sándor Héman, Niels Nes, Marcin Zuko...
CODES
2006
IEEE
14 years 13 days ago
Application specific forwarding network and instruction encoding for multi-pipe ASIPs
Small area and code size are two critical design issues in most of embedded system designs. In this paper, we tackle these issues by customizing forwarding networks and instructio...
Swarnalatha Radhakrishnan, Hui Guo, Sri Parameswar...
VTC
2008
IEEE
102views Communications» more  VTC 2008»
14 years 3 months ago
Two-Level Early Stopping Algorithm for LTE Turbo Decoding
—The design of LTE turbo coding chain suitable for flexible parallel and pipelined hardware implementations is presented. The hierarchical data structure further offers an opport...
Jung-Fu Cheng
ISCAS
1999
IEEE
78views Hardware» more  ISCAS 1999»
14 years 1 months ago
Cost-effective low-power architectures of video coding systems
A new low-power design technique, multirate, has been used along with other methods such as look-ahead, pipelining in designing the cost-effective low-power architectures of video...
Jie Chen, K. J. Ray Liu
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
14 years 14 days ago
GRAAL - A Development Framework for Embedded Graphics Accelerators
This paper presents a versatile hardware/software cosimulation and co-design environment for embedded 3D graphics accelerators. The GRAphics AcceLerator design exploration framewo...
Dan Crisu, Sorin Cotofana, Stamatis Vassiliadis, P...