Sciweavers

172 search results - page 23 / 35
» Power-Aware Speed Scaling in Processor Sharing Systems
Sort
View
IPL
1998
80views more  IPL 1998»
13 years 7 months ago
The Economics of Large-Memory Computations
We propose, and justify, an economic theory to guide memory system design, operation, and analysis. Our theory treats memory random-access latency, and its cost per installed mega...
Clark D. Thomborson
EMSOFT
2007
Springer
13 years 11 months ago
A unified practical approach to stochastic DVS scheduling
This paper deals with energy-aware real-time system scheduling using dynamic voltage scaling (DVS) for energy-constrained embedded systems that execute variable and unpredictable ...
Ruibin Xu, Rami G. Melhem, Daniel Mossé
CORR
2011
Springer
181views Education» more  CORR 2011»
12 years 11 months ago
Garbage Collection for Multicore NUMA Machines
Modern high-end machines feature multiple processor packages, each of which contains multiple independent cores and integrated memory controllers connected directly to dedicated p...
Sven Auhagen, Lars Bergstrom, Matthew Fluet, John ...
ICPP
2005
IEEE
14 years 1 months ago
Performance Evaluation of the SGI Altix 3700
SGI recently introduced the Altix 3700. In contrast to previous SGI systems, the Altix uses a modified version of the open source Linux operating system and the latest Intel IA-64...
Thomas H. Dunigan, Jeffrey S. Vetter, Patrick H. W...
APCSAC
2005
IEEE
14 years 1 months ago
The Challenges of Massive On-Chip Concurrency
Moore’s law describes the growth in on-chip transistor density, which doubles every 18 to 24 months and looks set to continue for at least a decade and possibly longer. This grow...
Kostas Bousias, Chris R. Jesshope