Sciweavers

1145 search results - page 21 / 229
» Power-Driven Design Partitioning
Sort
View
DAC
1999
ACM
14 years 10 months ago
Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization
Partitioning and clustering are crucial steps in circuit layout for handling large scale designs enabled by the deep submicron technologies. Retiming is an important sequential lo...
Jason Cong, Honching Li, Chang Wu
ISVLSI
2006
IEEE
82views VLSI» more  ISVLSI 2006»
14 years 3 months ago
Reliability-Aware SOC Voltage Islands Partition and Floorplan
— Based on the proposed reliability characterization model, reliability-bounded low-power design as a methodology to balance reliability enhancement and power reduction in chip d...
Shengqi Yang, Wayne Wolf, Narayanan Vijaykrishnan,...
ICCAD
1997
IEEE
90views Hardware» more  ICCAD 1997»
14 years 2 months ago
Transformational partitioning for co-design of multiprocessor systems
This paper presents the underlying methodology of Cosmos, an interactive approach for hardware software co-design capable of handling multiprocessor systems and distributed archit...
Gilberto Fernandes Marchioro, Jean-Marc Daveau, Ah...
CODES
2008
IEEE
13 years 11 months ago
A performance-oriented hardware/software partitioning for datapath applications
This article proposes a hardware/software partitioning method targeted to performance-constrained systems for datapath applications. Exploiting a platform based design, a Timed Pe...
Laura Frigerio, Fabio Salice
SNPD
2008
13 years 11 months ago
Customer Value-based HW/SW Partitioning Decision in Embedded Systems
In launching a product, requirement change is always risk to an embedded system designer. Including requirements change, limited resources (e.g. development time and cost) are als...
Neunghoe Kim, Taek Lee, Dong-hyun Lee, Keun Lee, H...