Sciweavers

426 search results - page 24 / 86
» Power-Sensitive Multithreaded Architecture
Sort
View
ISCA
2012
IEEE
262views Hardware» more  ISCA 2012»
11 years 11 months ago
Boosting mobile GPU performance with a decoupled access/execute fragment processor
Smartphones represent one of the fastest growing markets, providing significant hardware/software improvements every few months. However, supporting these capabilities reduces the...
Jose-Maria Arnau, Joan-Manuel Parcerisa, Polychron...
HPCA
2009
IEEE
14 years 9 months ago
A first-order fine-grained multithreaded throughput model
Analytical modeling is an alternative to detailed performance simulation with the potential to shorten the development cycle and provide additional insights. This paper proposes a...
Xi E. Chen, Tor M. Aamodt
PSB
2001
13 years 10 months ago
A Multithreaded Parallel Implementation of a Dynamic Programming Algorithm for Sequence Comparison
This paper discusses the issues involved in implementing a dynamic programming algorithm for biological sequence comparison on a generalpurpose parallel computing platform based o...
W. S. Martins, Juan del Cuvillo, F. J. Useche, Kev...
DATE
2005
IEEE
151views Hardware» more  DATE 2005»
14 years 2 months ago
Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications
Instruction Level Parallelism (ILP) extraction for multicluster VLIW processors is a very hard task. In this paper, we propose a retargetable architecture that can exploit ILP and...
Domenico Barretta, William Fornaciari, Mariagiovan...
COOPIS
2003
IEEE
14 years 2 months ago
Porting OMTTs to CORBA
The Common Object Request Broker Architecture standardizes a platform- and programming-language-independent distributed object computing environment. It also provides a standard fo...
Raul Silaghi, Alfred Strohmeier, Jörg Kienzle