Sciweavers

426 search results - page 37 / 86
» Power-Sensitive Multithreaded Architecture
Sort
View
ASPLOS
2009
ACM
14 years 9 months ago
Per-thread cycle accounting in SMT processors
This paper proposes a cycle accounting architecture for Simultaneous Multithreading (SMT) processors that estimates the execution times for each of the threads had they been execu...
Stijn Eyerman, Lieven Eeckhout
IPPS
2006
IEEE
14 years 2 months ago
Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors
This paper explores thread scheduling on an increasingly popular architecture: chip multiprocessors with simultaneous multithreading cores. Conventional multiprocessor scheduling,...
M. De Vuyst, Rakesh Kumar, Dean M. Tullsen
ISCA
2009
IEEE
158views Hardware» more  ISCA 2009»
14 years 3 months ago
Boosting single-thread performance in multi-core systems through fine-grain multi-threading
Industry has shifted towards multi-core designs as we have hit the memory and power walls. However, single thread performance remains of paramount importance since some applicatio...
Carlos Madriles, Pedro López, Josep M. Codi...
ASPLOS
2006
ACM
14 years 14 days ago
SlicK: slice-based locality exploitation for efficient redundant multithreading
Transient faults are expected a be a major design consideration in future microprocessors. Recent proposals for transient fault detection in processor cores have revolved around t...
Angshuman Parashar, Anand Sivasubramaniam, Sudhanv...
IPPS
2007
IEEE
14 years 3 months ago
OS Mechanism for Continuation-based Fine-grained Threads on Dedicated and Commodity Processors
Fine-grained multithreading based on a natural model, such as dataflow model, is promising in achieving high efficiency and high programming productivity. In this paper, we disc...
Shigeru Kusakabe, Satoshi Yamada, Mitsuhiro Aono, ...