492 search results - page 27 / 99 » Predictable performance in SMT processors |
138
click to vote
ISPASS
2007
IEEE
15 years 9 months ago
2007
IEEE
The ongoing trend of increasing computer hardware and software complexity has resulted in the increase in complexity and overheads of cycle-accurate processor system simulation, e...
115
click to vote
ISCA
2010
IEEE
15 years 1 months ago
2010
IEEE
Practical cache replacement policies attempt to emulate optimal replacement by predicting the re-reference interval of a cache block. The commonly used LRU replacement policy alwa...
127
Voted
ISPASS
2010
IEEE
15 years 10 months ago
2010
IEEE
—The ongoing move to chip multiprocessors (CMPs) permits greater sharing of last-level cache by processor cores but this sharing aggravates the cache contention problem, potentia...
128
click to vote
CAL
2006
15 years 3 months ago
2006
Abstract-- Cycle accurate simulation has long been the primary tool for micro-architecture design and evaluation. Though accurate, the slow speed often imposes constraints on the e...
125
click to vote
IEEEPACT
2007
IEEE
15 years 9 months ago
2007
IEEE
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...